Notice of References Cited

10/044 674		Applicant(s)/Patent Under Reexamination ADIR, ALLON		
	Examiner	Art Unit		
	SHAMBHAVI PATEL	2128	Page 1 of 1	

U.S. PATENT DOCUMENTS

	SIST THE TOTAL STREET				
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-		-	
	Н	US-		-	
	T	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Genie: Genesys-MP User's Guide. Chapters 1-4, 1999.
*	v	Luo et al. "Development and Validation of a Hierarchical Memory Model Incorporating CPU- and Memory- Operation Overlap", ACM 1998.
	w	Saha et al. "A Simulation Based Approach to Architectural Verification of Multiprocessor Systems", IEEE 1995.
	x	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.